| Figure 1 |
 |
| ASIC gate densities continue to evolve as higher densities accompany higher speeds and increasing interconnect penalties. Connections are no longer free; at submicron design rules, especially at 0.5 mm or below, interconnections dominate signal delays. |
back |