| Figure 4 |
 |
| Floor planning is the key to integrating design with layout. HLD's Design Planner links to Synopsys tools and provides data for resynthesis and in-place optimization. It also links to back-end place-and-route tools, feeding them the netlist with delay constraints. For reoptimization, Fastnet Delay Calculator provides prelayout and postlayout delays. |
back |